Appl. No. 10/710,823
Amdt. Dated March 12, 2007
Reply to Office action of October 11, 2006

REMARKS

Information Disclosure Statement

Applicant hereby submits a copy of foreign patent reference GB 2,363,215 for the
Examiner's consideration.

Claims

Claims 1-29 are pending in the application. Claims 16 and 17 are canceled, without
prejudice. Each of Claims 1-29 is rejected under 35 U.S.C. §103(a) as being unpatentable over
U.S. Patent No. 6,785,641 ("Huang") in view of the Banks "Software for Simulation" reference
("Banks") and/or under 35 U.S.C. §103(a) as being unpatentable over Huang and Banks, and in
further view of the Landmark PROFILE Technical Specification reference ("Landmark").

Claim 14 has been amended to address the rejection under section 112, 1st paragraph.
Withdrawal of the rejection is respectfully requested.

Claim 16 is rejected under 35 U.S.C. §103(a) as being unpatentable over Huang in view
of Banks. Applicants respectfully traverse these rejections.

Regarding Claim 16, the present non-Final Office Action provides that the combination
of Huang and Banks discloses the element: wherein the parsing and the interpreting the BHA
source data further produce data pockets corresponding to a drill string that is attached to the
BHA. Specific reference is made to the paragraph in Huang at column 6, lines 26-44. Upon
further examination of the Huang reference, Applicants observe that the cited portions refer to a
method in which the components of the drilling assembly are mathematically defined (*i.e.*, finite
element analysis method), so that the "dynamic response" of the drilling tool assembly may be
simulated. As the referenced paragraph provides, the drilling component may be defined in
terms of geometric and material properties. This definition is not a graphical definition (which
concerns the presents invention), but a mathematical definition. This definition step also does
not involve <u>interpreting</u> measurements or BHA source data, as provided in the present
application. Nothing in the referenced paragraph could reasonably be construed as corresponding
to the interpretation of BHA source data (to produce data packets or anything else). The subject

6

Appl. No. 10/710,823
Amdt. Dated March 12, 2007
Reply to Office action of October 11, 2006

matter previously presented in Claim 16 has been incorporated into claim 1. Amended claim1 is, therefore, patentable over the cited references.

Furthermore, neither Banks nor Landmark contains any teaching that could be employed to, or with, the mathematical definition of Huang to provide for the "dynamic generation of graphics" or "animation" as described in the present application. To further highlight the Applicants' contribution to the art, claim 1 is also amended to recite that the step of interpreting the BHA source data includes generating instructions for animation. The procedure described in Huang does not result in generating instructions for animation.

Accordingly, amended claim 1 and dependent claims 2-15 and 18-28 are patentable over the cited references.

Independent claim 29 has also been amended to include language similar to, or in parallel with, the language incorporated into amended claim1. For the same reasons cited above in respect to amended claim1, amended claim 29 is also patentable over the cited references.

In view of the above, each of the presently pending claims in this application is believed to be in immediate condition for allowance.

A Petition for an Extension of Time for 2-Months is attached hereto. If another appropriate Petition is required, this statement shall serve as Applicants' Petition to the USPTO. The Commissioner is hereby authorized to charge any additional fees or credit any overpayments related to this response to Deposit Account No. 190610 (19.0355), maintained by Schlumberger Technology Corporation.

The undersigned is available for consultation at any time, if the Examiner believes such consultation may expedite the resolution of any issues.

Respectfully submitted,

Date: March 12, 2007

Alberto Q. Amatong, Jr. / with permission by Linda Dergoory
Alberto Q. Amatong, Jr.
Registration No. 41,580
Morris & Amatong, P.C.
10260 Westheimer, Suite 360
Houston, Texas 77042-3110
Telephone: (713) 334-5151
Facsimile: (713) 334-5157
ATTORNEY FOR APPLICANTS

7

(12) UK Patent Application (19) GB (11) 2 363 215 (13) A

(43) Date of A Publication 12.12.2001

(21) Application No 9928340.0

(22) Date of Filing 30.11.1999

(71) Applicant(s)
STMicroelectronics Limited
(Incorporated in the United Kingdom)
1000 Aztec West, Almondsbury, BRISTOL, BS32 4SQ,
United Kingdom

(72) Inventor(s)
Marian M.V. de MacCormack

(74) Agent and/or Address for Service
Page White & Farrer
54 Doughty Street, LONDON, WC1N 2LS,
United Kingdom

(51) INT CL[7]
G06F 9/44 9/45

(52) UK CL (Edition S)
G4A APL

(56) Documents Cited
EP 0333699 A2   WO 00/22519 A   US 5948484 A
US 5881290 A

(58) Field of Search
UK CL (Edition S) G4A APL
INT CL[7] G06F 9/44 9/45
ONLINE: WPI, EPODOC, JAPIO, INSPEC, TDB,
ELSEVIER

(54) Abstract Title
Disassembling object code

(57) A method and lister for disassembling object code into source code comprises the steps of reading section data, identifying relocation instructions to derive additional information concerning the section data and generating a source code listing. Preferably the section data has an associated relocation section which is used at link time when compiling the original source code. The object code may be part of an executable program or a link library module. In use the assembler code is read 11, and an offset value is used to identify instructions in the section data relating to the object code 21. The instructions are read by a relocation reader 18 and passed to an expression calculator 32 which uses a stack 34 to evaluate the function. The disassembled object code is then listed as source code by the lister. Where the operand of the object code relates to a jump or branch instruction or a non-arithmetic function a further event stack is coupled to the expression calculator.

FIG. 7a

GB 2 363 215 A

At least one drawing originally filed was informal and the print reproduced here is taken from a later filed formal copy.

1 / 10

FIG. 1

2 / 10

FIG. 2

3 / 10


FIG. 3

4 / 10

FIG. 4

5 / 10

FIG. 5

6 / 10

FIG. 6

7 / 10

PC	HEADER	~3
0000	100000C8	
0004	00000000	
0008	0000000C	
000C	0000000C	
0010	0000000C	
0014	100400CC	

SECTION.TEXT

R_PUSH FOO <0000>
R_PUSH 2 <0000>
R_PUSH BAR <0000>
R_PUSH 4 <0000>
R_MUL <0000>
R_DIV <0000>
R_ADD <0000>

.RELO.TEXT

R_PUSH FOO <0004>
R_PUSH 2 <0004>
R_DIV <0004>
R_PUSH 6 <0004>
R_ADD <0004>

DATA READER   PC = 0000

11

21

COMPARE OFFSET

<0000>

16

RELOCATION READER

R_PUSH FOO <0000>
.
.
.
R_ADD <0000>

32 — EXPRESSION CALCULATOR   ↔   EXPRESSION STACK   34

(FOO+(2/(BAR*4)))

22 — DISASSEMBLER   ◀   100000C8

SECTION TEXT

a	b	c	d
0000000000000000	100000c8	SHORI #0, R1	(FOO+(2/(BAR*4)))

(FOO = 0x15, BAR = 0x0)

| 0000000000000004 | 00000000 | INT4 0 | ((FOO/2)+6) |

(FOO = 0x15)

0000000000000008	0000006c	NOP	
000000000000000c	0000006c	NOP	
0000000000000010	0000006c	NOP	
0000000000000014	100400cc	MOVI #1, R1	

FIG. 7a

8 / 10

| R_PUSH FOO | FOO |

| R_PUSH 2 | 2 |
| | FOO |

R_PUSH BAR	BAR
	2
	FOO

R_PUSH 4	4
	BAR
	2
	FOO

R_MUL	(BAR*4)
	2
	FOO

| R_DIV | 2/(BAR*4) |
| | FOO |

| R_ADD | FOO+(2/(BAR*4)) |

FIG. 7b

9 / 10

FIG. 8

10 / 10

FIG. 9

2363215

1

DISASSEMBLING OBJECT CODE

The present invention relates to disassembling object code to generate the source code from which the object code was derived.

It is known practice to develop large and complex computer programs by developing a number of small program modules which, for example, perform a single discrete function and subsequently joining all of these small program modules together to form the complete, single required program. This is advantageous as a number of modules may be developed in parallel and development and testing of the individual, smaller modules is considered to be much easier.

The modules are generally written in source code which is normally a high level language which can be generated by a human and which is in a human readable form. An assembler/compiler reads each source code module and assembles and/or compiles the high level language of the source code module to produce an object code module. The assembler also generates a number of relocations which are used to combine the object code modules at link time in a linker. A linker acts to combine a number of object code modules to form a single executable program.

It is known for the linker to modify parts of the individual program modules during linking in order to optimise the operation and/or performance of the final linked program. This optimisation is not possible before linking as information from other program modules is often required. To enable the linker to perform such optimisation, relocation instructions are included in each program module.

The ELF (executable linking format) standard defines a convention for naming relocations belonging to a given section, e.g. rela.abc is relocation section of section .abc. Standard relocations under the ELF format allow an offset in

2

section data to be defined where patching is to occur and a symbol whose value is to be patched.   A type field also exists which is used to describe the appropriate method of encoding the value of the symbol into the instruction or data of the section data being patched.

When performing testing and/or debugging operations it is known to use a lister. A lister takes an object code sequence as an input and displays a number of files containing useful information in a humanly readable form.   One useful piece of information is the original source code listing.   To produce this, the lister implements a conversion process known as disassembling.   The source code is useful as machine readable object code is represented simply as hexadecimal numbers and is therefore extremely difficult, if not impossible, for a human operator to read.   A further use of the lister is that it is possible to check that the correct variables are being used for a particular program operation.   A lister may be used for any object code sequence.   This could be, for example, individual object code modules, executable programs (after linking) or library files.

With known disassembly techniques, it is often the case that an instruction in the original source code is expressed in terms of an operand having a value, the value being derived from an expression formed from a number of terms.   A simple example would be the instruction "BRA((FOO-$)-x>>1)" where FOO is a label, the value of which is unknown at the time of assembling.   The value of FOO would be provided during linking of the program modules.   When known listers convert this instruction in its object code form back into source code it is only possible to provide the final value of the expression, so in the example above the output from the list would be "BRA Y", Y being equal to the value of the expression ((FOO-$)-x>>1).   This is inconvenient during testing or debugging as if an error occurs it is not possible to determine if the value of the original variable was incorrect or if an error has occurred elsewhere.

3

Another problem with existing disassembly techniques is as follows. In order to generate object code sequences from source code modules, an assembler reads source code instructions in the source code sequence, and also acts on so-called assembler directives in the source code module. The assembler directives act to assist or control the conversion of the source code instructions to an object code sequence. With conventional disassembly techniques, when the source code is generated from the object code sequence, these assembler directives are not generated. Thus, it is not possible to assess whether or not an error has occurred in a directive itself rather than in the source code, or whether the disassembled source code is the same as the original source code which itself makes it more difficult to locate any incorrect code.

It is an aim of embodiments of the present invention to provide improved disassembly techniques which mitigate against the problems identified above.

According to one aspect of the present invention there is provided a method of generating a source code listing from an object code sequence comprising section data including a plurality of program instructions, said section data having associated therewith a relocation section including at least one relocation instruction which is used at link time to modify the object code sequence to generate an executable program, the method comprising: for each location in the section data determining if that location in said section data has a relocation instruction associated with it; reading said associated relocation instruction and deriving from the relocation instruction additional information concerning said section data; and generating the source code for that location in the section data and displaying said source code with said additional information derived from the relocation instruction.

The object code sequence can form part of an object code module which also contains the relocation instructions, or alternatively can be a final executable program where the relocation instructions available in the executable program

4

(i.e. the user has not specifically removed them at link time). The object code sequence can also be a library file module.

Another aspect of the invention provides a lister for generating a source code listing from an object code sequence comprising a plurality of program instructions, at least one of said program instructions having a relocation instructions associated with it, the lister comprising: an instruction reader for reading each said program instruction; a relocation reader for reading said relocation instructions; means for determining for each program instruction whether there is an associated relocation instruction; and a disassembler module for disassembling said program instructions received from said instruction reader to generate source code and for disassembling additional information received from said relocation instruction wherein said source code and said additional information can be displayed in human readable form.

In this context, a relocation instruction can be associated with the program instruction if it identifies an offset within the sequence at which the instruction is located, or if it is associated with the data byte in the instruction.

For a better understanding of the present invention and to show how the same may be carried into effect, reference will now be made by way of example to the accompanying drawings, in which:

Figure 1 is a block diagram of the generation of executable program code;

Figure 2 is a block diagram illustrating the function of a lister;

Figure 3 is a block diagram illustrating the main components of a linker;

Figure 4 is a schematic diagram illustrating the function of relocations for implementing arithmetical operations using a stack;

Figure 5 is a schematic diagram illustrating the function of conditional relocations;

Figure 6 is a schematic block diagram of components of a lister;

5

Figure 7a is a schematic diagram of operation of the lister to deal with relocations implementing arithmetical operations;

Figure 7b is an illustration of the reconstruction of one of the arithmetical operations shown in Figure 7a;

Figure 8 is a schematic diagram illustrating the operation of a lister for the generation of assembler directives responsive to relocations for directives; and

Figure 9 is an illustration of the operation of a lister to deal with event relocations.

With reference to Figure 1, a system for linking a number of program modules to form a single executable program is shown schematically. A number of program source code modules 1a,1b, each module written in a high level language is provided. The particular high level language used for each source code module may vary from module to module, or alternatively all of the program source code modules may be written in the same high level language. Each source code module 1a,1b, is input to a respective assembler/compiler 2a,2b which assembles and/or compiles the high level language of the source code module to produce an object code module 3a,3b.

Each assembler generates an object code module including sets of section data. Each set of section data may have a set of relocations generated by the assembler to describe how the section data is to be patched so as to render it compatible with other section data to form the program 5. These relocations are generated by the assembler. Section data comprises a plurality of code sequences executable in the final program, and data values to be accessed by the executing program.

To achieve this the assembler acts on assembler directives and instructions which are present in the source code module or in the assembler.

6

Each object code module 3a,3b is the low level language equivalent to each respective source code module 1a,1b, the low level language being a language which is directly readable by a target computer into which the final resulting single executable program is to be loaded. It will be appreciated that a single assembler/compiler could be used to sequentially convert a number of source code modules to respective object code modules.

Each object code module 3a,3b, is passed to a linker 4. Object code modules may be stored in libraries, such as the library 6 in Figure 1, placed under the control of an archive tool 7. Access to these object code modules by the linker 4 is explained later. The linker combines all of the respective object code modules 3a,3b to produce single executable programs, still in the low level language suitable for the target processor into which the program is to be loaded.

Figure 2 shows schematically the system of Figure 1 in combination with a lister. For the sake of clarity only a single source code module 1 and corresponding assembler/compiler 2 are shown. As described in relation to Figure 1, each source code module 1 gives rise to an object code module 3. For testing or debugging purposes the object code module 3 may be input to a lister 8. One of the functions of the lister 8 is to disassemble the executable sections of the object code module using a disassembler program 10 to produce source code in the original high level language. The listed source code maybe displayed on the display 12 or stored as a particular file <file name> which can be printed out if needed. The operations of the lister are controlled by a user through a keyboard 14. It is clear that a mouse or other user interface system could be used. As well as acting on the object code modules 3, the lister 8 can act on the complete executable program code 5 produced by the linker or on library object files 6.

The term "relocation instruction" used in the text denotes relocations which act on an object code sequence to rearrange it and modify it at link time. Conventionally a relocation implements the patching of section data or instructions with (encoded

7

versions of) symbols. However it has recently been proposed to introduce further types of relocations, referred to as special relocations. The lister of embodiments of the present invention is suitable for use with both these special relocations and previously known conventional relocations.. Although examples of these special relocations are discussed herein to facilitate a full understanding of embodiments of the present invention, a more complete discussion is provided by the applicant's United Kingdom Patent Application No. 9920914.8.

In order to fully understand the present invention, an understanding of some special relocations will first be given in conjunction with their use at link time in a linker. Figure 3 illustrates schematic blocks explaining the functionality of a linker. The linker comprises a module reader 10 which reads a set of incoming object files as user written code modules and library object files from the library 6. A relocation module 12 reads the relocations in the object code module. A section data module 14 holds section data from the object code module and allows patching to take place in response to relocation instructions in the object code module interpreted by the relocation module 12. The relocation module can also interpret special relocations and apply these to the section data held in the section data module 14. A program former 20 receives sequences from the section data module 14 and forms the executable program 5 which is output from the linker 4. The linker also includes a condition evaluator 22 which operates in conjunction with a stack-type store 24. The condition evaluator reads the value of the top entry of the stack 24.

The linker also implements a parameter array 16 and a symbol table 17.

The basic operation of forming an executable by a linker is summarised below. The basic operation comprises:

1.   copying sections from input modules to same-name sections in the output executable, and

8

2.   patching sections following the relocations in their corresponding relocation sections.

A first set of relocations allows arbitrary calculations to be passed to the linker which are performed using a general purpose stackbased calculator. These relocations allow the value of symbols and constants to be pushed onto the stack and a designated manipulation performed. A first example of such a relocation is given below with reference to Figure 4.

Patch symbol plus addend on 16 bit target integer

This could be accomplished by the following ordered sequence of relocations. The effect of the sequence is illustrates schematically in Figure 4. Figure 4 illustrates section data and its accompanying set of relocations forming part of an object code module 3. The relocations will be read in order from the bottom in Figure 4. The listed relocations are:

        R_PUSH symbol /* relocation to push value of symbol on stack */
        R_PUSH value /* relocation to push constant value on stack */

        R_ADD /* pop top two values off stack add them and push result back */

        R_b16x0B2 / patch the value popped from the top of stack into the section
        data, 16 bits are to be patched, starting at bit 0, in target object two byte
        wide */

all with the same offset (the offset of the integer to be patched in the section). The result of the patch is shown in the section data which forms part of the executable program 5.

9

The above relocations are implemented as described in the following with reference to Figures 3 and 4. The section data and relocations are read by the module reader 10. The section data is applied to the section data module 14 and the relocations are applied to the relocation module 12. The relocation module considers the first relocation, in this case R_PUSH symbol and acts accordingly to read the required value of the identified symbol from the symbol table 17 and push it onto the stack 24. The subsequent relocations are read, and the necessary action taken with respect to the stack as defined above. Finally the last bit relocation R_b16x0B2 patches the final result value from the stack 24 into the 16 bit target integer. This patched section data is held in a section data module 14 ready for inclusion in the final program at the program former 20 unless, of course, some later relocations make further modifications prior to completion of linking.

Taking now a second example, consider the high level language source code instruction:

SHORI #FOO+(2/(BAR*4)), R1

Where FOO and BAR are both symbols whose values are not known at the time of assembly, for example because they have been defined in other modules.

When this expression is processed by an assembler module the following sequence of relocations is written into the relocation section .relo.xxx associated with the section data section.xxx in the object code module:

R_PUSH FOO
R_PUSH 2
R_PUSH BAR
R_PUSH 4
R_MUL

10

R_DIV

R_ADD

Each relocation identifies the offset of the main instruction in the section data. The relocations, which are processed at link time, allow the original instruction to be rewritten in a more efficient manner as SHORI<expr>, R1. Due to the sequence of relocations the expression <expr> will be replaced at link time with the calculated value O resulting from the above stack-based calculations. Thus, when the object code expression is processed by a lister of a known type the expression would merely disassemble as shown below:

SHORI #O, R1.

The expression has been disassembled as a single value O, with any information concerning the variables FOO or BAR being lost. As previously discussed, this is disadvantageous for performing testing or debugging operations.

A further example of relocations are conditional section relocations. It is often the case that a number of alternative sequences of operations will be appropriate at a particular point within a program module, the most appropriate sequence to use being dependent on the value of a variable or expression. Normally the required value will not be known until the modules are linked to form a single executable program. Hence all the alternatives are included in the assembled module and at link time those sequence not requires are deleted.

A method of conditionally including one sequence out of a number of alternatives in the section data will now be described with reference to Figures 3 and 5. The assembler 2 acts on Conditional Assembler directives to generate special relocations which instruct the linker to conditionally delete unwanted section data.

Figure 5 shows how a resulting object module comprises a set of sections, each section comprising a plurality of code sequences O1,O2,O3 each having a

11

relocation section R1,R2,R3 generated by the assembler. The section data .xxx is shown in Figure 5 with its relocations R1,R2,R3 in the relocation section .relo.xxx. The relocation bracket between them R_IF and R_END IF relocations to denote the respective offsets defining the code sequences in the section data. An example sequence is illustrated in Figure 5. The relocation sections are read by the relocation module 12 of the linker 4 to determine how to patch the section data to form a program. According to this embodiment relocation sequences are included in the relocation section associated with each code sequence in the section data to denote that a sequence may be conditionally deleted in the program depending on the top of stack value determined by the previous stack manipulations done by the linker. These relocations compute the conditions to be evaluated, using the symbols or values in the section data.

In Figure 5, code sequences O1,O2,O3 are alternative sequences for possible deletion in the final module. Thus, the final executable program 5 might include sequence O2 only, sequences O1,O3 having been deleted by the linker because of the relocations R1,R3. In that case, sequence O2 has been "patched" (i.e. not deleted) using relocations in R2.

At link time the relocation module 12 makes multiple passes over the section's relocations recording which conditional passages are included. These are held in the section data module 14 while the condition evaluator 22 evaluates the condition by examining the top of stack. The conditions for inclusion are based on the values of symbols and, since some of these will be forward references to labels in the same section, the result of a given conditional expression may change on the next pass. For this reason multiple passes are required until no more changes are needed.

In order to support the conditional section relocation, a number of new Assembler Directives are required as follows. These cause certain special relocations to be issued as described later:

12

R_PROC

Marks the start of a block of section data which forms a procedure and defines the entry point of the procedure.

R_ENDPROC

Marks the end of a procedure. There must always be a matching R_ENDPROC relocation to a R_PROC relocation and for any given procedure they must reside in the same physical assembler source file.

LT_IF expr

Marks the start of a block of section data to be conditionally deleted. The condition is that expr should evaluate non-zero. The assembler issues stack manipulation relocations as discussed above to push expr on the linker stack 24 and an R_IF relocation.

LT_ELSE

Marks the start of block of section data to be conditionally inserted/deleted. The condition is the previous LT_IF at the same level of nesting evaluated as zero. The assembler issues an R_ELSE relocation.

LT_ENDIF

Marks where normal linker processing re-starts after an LT_IF/LT_ELSE directive. The assembler issues an R_ENDIF relocation.

13

The following are the special relocations used to support conditional section data deletions, which are issued by the assembler responsive to the conditional Assembler Directives.

R_IF

Causes the top entry to be popped from the linker's stack of values. If the value is zero then section data is skipped and the succeeding relocations are ignored until R_ELSE/R_ENDIF is encountered. If the value is non-zero then relocations are processed and instructions are not deleted until R_ELSE/R_ENDIF is encountered.

R_ENDIF

Defines the end of the relocations subject to the R_IF relocation, and of section data to be conditionally deleted subject to the R_IF relocation.

R_ELSE

If this is encountered while section data is being taken then section data is skipped and the succeeding relocations are ignored until R_ENDIF is encountered. If encountered while skipping due to R_IF then relocations are processed and instructions are no longer deleted until R_ENDIF is encountered.

Thus, the top of stack can be used for conditional linker relocations. For example, to include section bytes if a symbol has more than 8 bits we could use:

```
R_PUSH symbol
R_PUSH 0xffff_ff00
R_AND
```

14

(the above relocations all have the address field r-offset set equal to the start of the section bytes to be conditionally included).

R_ENDIF (with the address field r_offset set equal to end of section bytes to be included+1)
(R_ENDIF is discussed later)

An example of a source code sequence with Assembler Directives is given below.

```
        IMPORT BAR
i)      PROC FOO
        NOP
        NOP
ii)     LT_IF 1
        MOVI #2,R2
iii)    LT_ELSE
        MOVI #3,R3
IV)     LT_ENDIF
        NOP
        NOP
        FOO:MOVI #1,R1
v)      ENDPROC
```

The items I) to v) are Assembler Directives.

Listers of a known type are not able to generate assembler directives from the source code and thus they are not listed when an object code module contains them. The output from a lister of the known type for the assembled source code above would be as follows:

```
0000000000000000        0000006C    NOP
```

15

0000000000000004	0000006C	NOP
0000000000000008	200800CC	MOVI #2, R2
000000000000000C	300C00CC	MOVI #3, R3
0000000000000010	0000006C	NOP
0000000000000014	0000006C	NOP
0000000000000018	100400CC	MOVI #1, R1

As can be seen, none of the Assembler Directives in the above sequence have been dissembled. In the case of the conditional Assembler Directives it is thus extremely difficult to determine where each alternative sequence of operations or instructions occurs.

Figure 6 shows in schematic form a lister according to one embodiment of the present invention. It will be appreciated that in practice the lister can be constituted by a suitably programmed microprocessor. It will be understood therefore that the schematic blocks shown in Figure 6 are for the purposes of explaining the functionality of the lister. Figure 6 shows schematically an object code module 3 which includes a section data block 19 and a relocation block 20. This section data 10 is the assembled instructions/operations contained in the original source code module. As illustrated in Figure 5, the section data is arranged into discrete portions of object code, each portion being identified by a section name. For example, a section of object code may be identified as .text. Each portion of section data may have a corresponding relocation section, identified by the same name as the section data. So the relocation section corresponding to .text may be identified as relo.text. In a final executable program, the code is divided into segments, rather than sections, each with an associated segment name. Relocations may be left in the executable program after linking, if desired.

The lister 8 comprises a data reader 11 for reading the section data 19 and a relocation reader 16 for reading the relocations 20. The lister also comprises a

16

directive processor 30, an expression calculator 32, an expression stack 34, an event calculator 36 and an event stack 38, the function and operation of which will be explained further below.   A program count (PC) monitor 18 monitors the program count of each instruction or operation in the section data, and from this can derive the offset within the relevant section at which the instruction or operation is located.   This PC offset, together with the section/segment name, enables the lister to determine the relocation associated with a specific instruction in the section data.   This offset value is supplied to an offset comparator 21 which also receives the offset values define in the relocations from the relocation reader 16.   The lister 8 also includes a disassembler 22 which implements the disassembler program 10 and which receives instructions/operations from the data reader 11.   The lister 12 acts on each portion of section data in turn.   Each line of object code is read by the data reader 11 with the program count for that line being fed to the PC monitor 18.   The offset within the section data represented by that program count is derived by the PC monitor 18 and supplied to the offset comparator 21.   The relocation reader 16 reads the relocation section (in this case .relo.text) and supplied the offsets identified in the relocations to the offset comparator 21.   Any relocations which have the same offset as the offset supplied by the PC monitor 18 are processed by the relocation reader 16 to determine if the relocations are directive, expression or indicative of an event.   If no relocation is associated with the instruction/operation in the line which has been read by the data reader 11, the disassembler 22 carries out a conventional disassembling operation to generate the equivalent source code instruction.   If a relocation is found to be associated with the instruction/operation in the line of object code, the relocation is passed to either the directive processor 30, the expression calculator 32 or the event calculator 36, depending on the "type" of relocation determined by the relocation reader 16.   Relocation types include operand relocations (e.g. R-PUSH <label>) and operator relocations (e.g. R_ADD), which are supplied to the expression calculator 32 and directive relocations (e.g. R_IF) which are supplied to the directive processor 30.   In the case of operator and operand relocations, the original expression is reconstructed